Analysis and modeling of coplanar on-chip interconnects on silicon substrates by Weisshaar, Andreas et al.
AN ABSTRACT OF THE THESIS OF
Yi(Amy) Luoh for the degree of Master of Science in
Electrical and Computer Engineering presented on November 25, 2003.
Title:
Analysis and Modeling of Coplanar On-Chip Interconnects on Silicon Substrates.
Abstract approved:
Andreas Weisshaar
The electrical behavior of on-chip interconnects has become a dominant factor
in silicon-based high speed, RF, and mixed-signal integrated circuits. In particular,
the frequency-dependent loss mechanisms in heavily-doped silicon substrates can
have a large influence on the transmission characteristics of on-chip interconnects.
To optimize the performance of the integrated circuit, efficient interconnect models
should be available in the design environment. Interconnect models in the form
of closed-form expressions or ideal element equivalent circuits are often desirable
for fast simulation and circuit optimization. This thesis work is concentrated on
the analysis and the methodology for developing closed-form expressions for the
frequency-dependent line parametersR(w), L(w), G(w),and C(w) for coplanar-type
on-chip interconnects on silicon substrates. In addition, the closed-form expressions
for the frequency-dependent series impedance parameters are extended to general
interconnect on-chip structures on multilayer substrates.
The complete solutions of the frequency-dependent line parameters are for-
mulated in terms of corresponding static (lossless) configurations for which closed-
form solutions are readily available. The closed-form expressions for the frequency-
Redacted for Privacydependent series impedance parameters, R(w) and L(w), are obtained from a gen-
eralized complex image approach together with a surface impedance formulation
including the effects of the frequency-dependent horizontal currents (eddy currents)
in the multilayer lossy silicon substrates. Results for single and coupled microstrips
on multilayer silicon substrates are shown over a broadband frequency range of 20
GHz and compared with full-wave electromagnetic solutions. For single and cou-
pled coplanar on-chip interconnects, the results are compared with quasi-analytical
solutions and validated with available measurement data. The frequency-dependent
shunt admittance parameters, G(w) and C(w), are derived in terms of low- and
high-frequency asymptotic solutions of the equivalent circuit model combined with
the complex image method. Comparisons and validation with measurements are
also presented.© Copyright by Yi(Amy) Luoh
November 25, 2003
All Rights ReservedAnalysis and Modeling of Coplanar On-Chip Interconnects on Silicon Substrates
by
Yi(Amy) Luoh
A THESIS
submitted to
Oregon State University
in partial fulfillment of
the requirements for the
degree of
Master of Science
Presented November 25, 2003
Commencement June 2004Master of Science thesis of Yi(Amy) Luoh presented on November 25, 2003
APPROVED:
Major Professor, representing Electrical and Computer Engineering
Director of the School of E1ecr1'cal Engineering and Computer Science
Dean of the Grad
I understand that my thesis will become part of the permanent collection of Oregon
State University libraries. My signature below authorizes release of my thesis to any
reader upon request.
Yi(Amy) Luoh, Author
Redacted for Privacy
Redacted for Privacy
Redacted for Privacy
Redacted for PrivacyACKNOWLEDGMENTS
I first wish to express my gratitude to my major professor, Dr. Andreas
Weisshaar.I have been on his project since I was an undergraduate student in
2000.During these years, he has shared a great deal of his precious time and
creative thoughts on my work. His understanding, encouraging, incessant guidance,
and support through my years at Oregon State University have made possible the
completion of this thesis work.
I owe my most sincere gratitude to Dr. Raghu Kumar Settaluri, Dr. Huaping
Liu and Graduate Council Representative Dr. Lewis Semprini for serving on my
graduate committee, reviewing the manuscript, and giving constructive suggestions.
I would also like to thank my friends and colleagues, Ji Zheng, Hai Lan,
Chi-Young Lim, Daniel Melendy, Raj Senguttuvan, Harish Peddibhotla, Kala Gu-
rurajan, Yevgeniy Mayevskiy, and Adam Watson for their encouragement, useful
discussions, and invaluable friendships.
Thanks is due to Ferne Simendinger and Sarah O'Leary for their help during
my graduate study.
I owe my loving thanks to my husband, ChyiShiun, for his sweetest encour-
agement and wonderful support. Without his encouragement and understanding it
would have been impossible for me to finish this work.
A heartfelt thank you to my parents, Judy and Chwan-Jiann, and my sisters,
Tammy and Tonya. Their unconditional support, love, and guidance have been
constant sources of inspiration for me to be successful in my educational endeavors
as well as life in general.
Sincere thanks to the brothers and sisters in the Church in Corvallis for their
unceasingly support and encouragement, and special thanks to Margaret for her
help in writing this thesis.Finally, I appreciate the supports from Dr. Andrea.s Weisshaar in form of
Research Assistantships for this project, funded by the Center of Design of Analog-
Digital Integrated Circuits (CDADIC).TABLE OF CONTENTS
Page
1INTRODUCTION . 1
1.1General Background and Motivation ................................. 1
1.2Organization of the Study ...........................................5
2BASIC THEORY OF ON-CHIP INTERCONNECTS ......................7
2.1Introduction .........................................................7
2.2Transmission Line Parameters .......................................7
2.3Metal-Insulator-Semiconductor Interconnects........................10
2.3.1 Fundamental Operating Modes ........................10
2.3.2 Typical configurations of On-Chip interconnects ...........13
2.3.3 Loss Mechanisms ...................................14
2.4Overview of Characterization and Modeling of MIS Interconnects....16
2.5Conclusion ..........................................................17
3 MODELING OF SERIES IMPEDANCE PARAMETERS .................19
3.1Introduction.........................................................19
3.2Quasi-Magnetostatic Formulation for General Multilayer Conductive
Substrates ...........................................................20
3.2.1One-Dimensional Solution ............................22
3.2.2Two-Dimensional Green's Function Formulation for Multi- layer Conductive Substrates ..........................26
3.2.3Complex Image Approximation .........................29
3.3Extractionof Series Inductance and Resistance ......................33
3.3.1Static Inductance Formulas...........................34
3.3.2Partial Inductance with Complex Images................35
3.3.3Convergence of Partial Inductance .....................36
3.4Single and Coupled Coplanar Interconnects .......................... 38
3.4.1 Inductance Matrix ..................................38
3.4.2 Equivalent circuit for R(w) and L(w) ...................40TABLE OF CONTENTS (Continued)
Page
3.5Results .43
3.5.1Single On-Chip Microstrip Interconnect on Multilayer Con- ductive Substrate ...................................43
3.5.2 Coupled On-Chip Microstrip Interconnect on Multilayer Con-
ductive Substrate...................................44
3.5.3 Single On-Chip Coplanar Waveguide Interconnect .........46
3.5.3.1 Effect of Substrate Contacts .......................46
3.5.3.2 Effect of Substrate Conductivity ....................47
3.5.4 Asymmetric Coupled On-Chip Coplanar Waveguide Intercon- nect.............................................48
3.5.4.1 Characterization of Conductor Skin and Proximity Effects51
3.5.4.2 Normalized Current Distribution ...................53
4 MODELING OF SHUNT ADMITTANCE PARAMETERS ................ 55
4.1Introduction ......................................................... 55
4.2Equivalent Circuit Model for Shunt Admittance .....................55
4.3Calculation of [C] and [G] ........................................... 56
4.3.1 Low-frequency Asymptotic Solutions ....................57
4.3.2 High-frequency Asymptotic Solutions ...................57
4.4Results..............................................................60
5CONCLUSIONS AND SUGGESTIONS FOR FURTHER RESEARCH ...62
5.1Conclusions.........................................................62
5.2Further Research....................................................63
BIBLIOGRAPHY ............................................................ 65
APPENDICES...............................................................70
APPENDIX A Conductor Skin Effect.....................................71LIST OF FIGURES
Figure Page
1.1Typical on-chip interconnect configurations: (a) microstrip, (b) copla-
nar strip, (c) coplanar waveguide, (d) coupled coplanar waveguide. .. 2
1.2 CAD modeling methodology ................................4
2.1Transmission line parameters: p.u.l.R, L, G,and C............. 8
2.2MIS structures and three major operating modes: (a) MIS microstrip
structure, (b) MIS coplanar structure, (c) Three major operating
modes in frequency-conductivity domain chart [6] ................11
2.3Equivalent circuits for three operating modes of MIS structure: (a)
Quasi-TEM mode, (b) Slow-wave mode, (c) Skin-effect mode [6]. ...13
2.4Loss mechanisms present in an IC process [22] ..................15
3.1Typical on-chip interconnect configurations: (a) microstrip, (b) cou-
pled microstrip, (c) coplanar strip, (d) coplanar waveguide .........21
3.2Perfectly conducting plate with uniform current density above a mul-
tilayer conductive substrate .................................23
3.3Illustration of complex effective height for parallel-plate structure...25
3.4Line current source above a multi-layer conductive substrate .......27
3.5Line current source above a multilayer conductive substrate repre-
sented by a surface impedance boundary condition at interface y = 0.28
3.6Complex image model for a line source above a multilayer conductive
substrate ..............................................30
3.7Illustration of virtual ground plane concept for on-chip interconnects
on standard Si02Si substrate: (a) microstrip, (b) coplanar structures. 33
3.8Illustration of the variation in effective height as a function of fre-
quency: (a) microstrip, (b) coplanar structures ..................34
3.9Static inductance calculation using partial self and mutual inductances. 36
3.10 Convergence behavior of complex partial inductance for a conduc-
tor over a conductive substrate with conductor width w = 20m
and thickness t = .665pm, h0=0.5im, = 500jtm, and
cr= 8, 000S/m at f = 5 GHz; (a) partial resistance and (b) partial
inductance ..............................................37LIST OF FIGURES (Continued)
Figure Page
3.11 Methodology for deriving closed-form expressions forR(w)andL(w)
for single coplanar interconnects on conductive substrate; (a) single
CPW configuration, (b) calculation of complex inductance matrix
using complex image method ................................39
3.12 Methodology for deriving closed-form expressions forR(w)andL(w)
for coupled coplanar interconnects on conductive substrate; (a) asym-
metric Coupled CMOS Interconnects, (b) calculation of complex in-
ductance matrix using complex image method ..................41
3.13 Equivalent circuit model for the series impedance of single and cou-
pled coplanar lines on silicon:(a) SingleCPW:M12=L2(w)iz,
M13= L3(w)z,M23=L3(w)z, (b) Coupled CPW: M12 =
L2(w)z,M13= L3(w)Az,M14= L4(w)z,M23= L3(w)Az,
M24= L4(w)z,M34=L4(w)z...........................42
3.14 Series impedance parameters for a single microstrip on multilayer
silicon substrate with w1 = 4pm, h0= 2pmii, h1hactive = 1[tm,
h2=hep, = 1Oim, h3= h8= 500J1m and o = aactive = 4 x 104S/m,
02 ==lOS/rn,cr3 == 104S/m; (a) p.u.l. resistanceR(w)
and (b) p.u.l. inductanceL(w)..............................44
3.15 Series impedance parameters for symmetric coupled microstrip on
multilayer silicon substrate with w1 == 4jim, s = 2gm,h0 =
2im, h1=hactive = 1jm, h2hepi = 1O1!tm, h3 =h3 =5OOm and
ai = aactive = 4 x 104S/m,2 = aepi= 105/rn,73 = cj = 104S/m;
(a) p.u.l. resistance{R(w)]and (b) p.u.l. inductance{L(w)]........45
3.16 Series impedance parameters for a coplanar waveguide interconnect
on silicon substrate with w1 == 2Obtm, w2 = lOJLm, S12 = S23 =
100pm, h8= 500pm and p = O.01251cm; (a) p.u.l.resistance
R(w)and (b) p.11.1. inductanceL(w)..........................47
3.17 Series impedance parameters for a coplanar waveguide interconnect
on silicon substrate with and without the substrate contacts; (a) p.u.l.
resistanceR(w)and (b) p.u.l. inductanceL(w)..................48
3.18 Series impedance parameters for a coplanar waveguide interconnect
on silicon substrate with different conductivities of the silicon sub-
strate; (a) p.u.l. resistanceR(w)and (b) p.u.l. inductanceL(w)....49LIST OF FIGURES (Continued)
Page
3.19 Frequency-dependent R and L parameters of asymmetric coupled
coplanar interconnects on a silicon substrate with widthw1= 1gm,
W2= 10jm, spacing s = litm, conductor thickness t = 0.7iim, and
substrate conductivity crj = 10, 000S/m; (a)[R(w)]and (b)[L(w)]..50
3.20 Simplified illustration of proximity effect .......................51
3.21 Frequency dependentR(w)andL(w)from modified PEEC-like EM
solver; (a)[R(w)]and (b) [L(w)] .............................53
3.22 Normalized current distributions in the two signal conductors at (a)
f= 5 GHz and (b)f= 26.5 GHz ............................54
4.1Coupled on-chip interconnects on a silicon substrate ..............55
4.2Equivalent circuit for shunt admittance of coplanar waveguide on-chip
interconnects ............................................56
4.3Coupled on-chip interconnects on silicon substrate ...............57
4.4Coupled on-chip interconnects on silicon substrate ...............58
4.5Derivation of partial silicon capacitance; (a) free space capacitance
and (b) partial silicon capacitance ............................58
4.6Shunt admittance parameters for a coplanar waveguide interconnect
on silicon substrate withw1=w3= 2Qum,w2l0btm,S12=s23 =
lOOjim, h8= SOOiim and t = 0.665gm; (a) p.u.l. conductance G(w)
and (b) p.u.l. capacitance C(w). The measurement data are from [9]
for the low conductivity case and from [49] for the high conductivity
case ...................................................61
A. 1 AC resistance of isolated conductors with different cross-sectional as-
pect ratios for typical aluminium interconnects ..................72
A.2 Surface recessions of conductors for calculating resistance and induc-
tance [47] ...............................................73
A.3Rac/Rdcvs. P for four different aspect ratios of conductor cross
section; (a) w/t = 1, (b) w/t = 4, (c) wit = 6 and (d) w/t=10 ......76
A.4 P.u.l.resistance for 4 different cases:(a) w = 3m and w/t = 1,
(b) w = 4jm and w/t = 4 (c) w = 7.75jm and w/t = 6, and (d)
w = 10tm and w/t=10 ....................................77LIST OF FIGURES (Continued)
Figure Page
A.5P.u.1. inductance for 4 different cases: (a) w = 3m and w/t = 1,
(b) w = 4jtm and wit = 4 (c) w = 7.75jrni and wit = 6, and (d)
w = 1O,um and w/t=1O ....................................78Analysis and Modeling of Coplanar On-Chip
Interconnects on Silicon Substrates
1. INTRODUCTION
1.1. General Background and Motivation
Since 1960, silicon semiconductor integrated circuit technology has played a
critical part in most high speed integrated circuits, including radio-frequency inte-
grated circuits (RFICs) and very large scale integrated (VLSI) circuits. More re-
cently, mixed-signal integrated circuits including system-on-a-chip (SOC) solutions
have been pursued with great interest because they provide convenient integration
of all RF/analog and digital circuits into a single chip [1]. For today's high-speed ap-
plications, new IC technologies have been developed with lower bias voltage, larger
chip area, and higher integration density and complexity. For example, at the time
of this writing, the latest typical commercial CPUs are composed of more than 55
million transistors, and the operating clock frequency has already reached the 3-GHz
range [2].
With the increase in operating frequency and integration density, the electri-
cal performance of on-chip interconnects has become a limiting factor in determining
overall performance of silicon-based integrated circuits. On-chip interconnect is a
wire conducting from one point to another to connect transistors, circuit cells, com-
ponents, etc., in integrated circuit chips. The current return path of on-chip inter-
connects is often unclear although it is important in determining the overall electri-cal characteristics. Hence, in order to provide close and well defined current return
paths for on-chip interconnects, planar transmission line topologies are used. Typ-
ical configurations of on-chip interconnects are the microstrip, coplanar strip, and
single and coupled coplanar waveguide, as illustrated in Figures 1.1 (a)-(d). When
(a)
(c)
(b)
(d)
FIGURE 1.1.Typical on-chip interconnect configurations: (a) microstrip, (b)
coplanar strip, (c) coplanar waveguide, (d) coupled coplanar waveguide.
operated at GHz frequencies, these interconnect wires in silicon-based integrated
circuits may exhibit strong distributed transmission line effects. In general, inter-
connects can lead to significant signal delay, crosstalk, and power dissipation in the
metallization and lossy silicon substrate [3]. In particular, the frequency-dependent
substrate loss mechanisms can lead to a significant influence on the characteristics3
of on-chip interconnects for heavily-doped silicon substrates. The distributed in-
terconnect effects may dominate in today's deep and very deep submicron designs,
where they may easily account for up to 90% of the global signal delay in a chip [4].
Consequently, to predict the circuit performance, efficient and accurate modeling
and simulation of the important interconnect effects are necessary at all stages of
the circuit analysis.
These interconnect performance issues have become a major bottleneck in
the entire IC design cycle. Therefore, it is necessary to provide circuit designers a
preview of the fast and yet relatively accurate estimation of on-chip interconnect
effects through commercial CAD tools at the early stage in the IC design cycle.
A general computer-aided design (CAD) modeling methodology for on-chip inter-
connects is demonstrated in Figure 1.2. The characteristics of on-chip interconnects
(frequency-dependent transmission line parameters) can be obtained by electromag-
netic (EM) analysis. The frequency-dependent interconnect parameters then can be
used to extract SPICE compatible subcircuits or macro-models. The extracted
models can be employed in commercial CAD tools and circuit simulators, such as
HSPICE, for RF and mixed-signal IC design.
Over the past years, transmission lines on lossless and on low loss substrates,
such as Alumina and semi-insulating GaAs, have been characterized using not only
full-wave electromagnetic (EM) techniques, but also many fast quasi-static (e.g.,
Agilent ADS [5]) solutions. However, for on-chip interconnects fabricated on lossy
silicon substrates, the characterization is more difficult because of complicated sub-
strate loss effects. Various types of methods using full-wave EM analysis [6], [7], [8]
and quasi-static EM approaches [9], [10] have been extensively studied in order to
characterize transmission lines on silicon substrates. In general, these computational
EM techniques are based on analyzing the electric and magnetic field distributions
by solving Maxwell's equations subject to certain given boundary conditions. Com-1
Simution
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IC Design
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FIGURE 1.2. CAD modeling methodology.
monly used full-wave techniques include the Method of Moments (MoM), Finite
Element Method (FEM), and Finite Difference Time Domain (FDTD) method. If
the solution to the Laplace equation can adequately approximate the properties of
the structures in the frequency range of interest, the complexity and the simulation
time can be significantly reduced by application of quasi-static methods, suchas the
quasi-static Spectral Domain Method (SDM) [11].
These EM techniques can provide very accurate frequency-dependent charac-
terization of on-chip interconnects on lossy silicon; however, theyare also the most
time-consuming part of the entire modeling process, whichmay severely decrease
the efficiency in the analysis of on-chip interconnect effects.Hence, it is highly
desirable to have a fast and yet accurate solution for on-chip interconnects,e.g.
in form of closed-form expressions. The development of closed-form expressions is
made difficult because of the lossy nature of silicon substrates, and especially forheavily-doped silicon substrates due to the formation of frequency-dependent eddy
currents.
During the past years, Weisshaar et al. [12] - [15] have developed accurate
closed-form expressions for the frequency-dependent line parameters,R(w), L(w),
G(w), C(w), of microstrip-type on-chip interconnects on lossy silicon substrate. In
this thesis work, the goal is to develop new broadband closed-form expressions for the
frequency-dependent line parameters of coplanar-type on-chip interconnects and to
show comparison with measurement data. In addition, the closed-form expressions
for the frequency-dependent series impedance parameters are extended to structures
on multilayer substrates. The modeling methodology based on closed-form expres-
sions can speed up the on-chip interconnect simulation process and the entire IC
design cycle.
1.2. Organization of the Study
This thesis presents the analysis and a fast modeling methodology for the
frequency-dependent line parameters of on-chip interconnects. The main focus is on
coplanar-type planar transmission line structures on silicon substrates. An overview
of the general background and motivation is given in this chapter.
Chapter 2 introduces the basic theory of general on-chip interconnects. The
concept of quasi-TEM transmission line mode and associated line parameters is pre-
sented at the beginning. Previous studies of Metal-Insulator-Semiconductor (MIS)
structures, including the characteristics of the three different modes of operation
based on the product of substrate conductivity and operating frequency are re-
viewed. The corresponding equivalent circuit models for each mode are also briefly
introduced. Some examples of typical on-chip interconnect configurations made of
planar transmission lines are presented. Furthermore, the two major categories ofhigh frequency loss mechanisms in on-chip interconnects on silicon substratesare
discussed. Currently available EM based numerical techniques and physical models
used in analyzing on-chip interconnects are summarized, revealing the shortcomings
in terms of using a large amount computation time and showing the need to develop
closed-form expressions.
Chapter 3 presents accurate closed-form expressions for the frequency-
dependent series impedance parameters, R(w) and L(w), of on-chip interconnects
over general multilayer conductive substrates.The closed-form expressions are
obtained from a generalized complex image approach combined witha surface
impedance formulation to include the effects of the frequency-dependent horizon-
tal currents (eddy currents) in the multilayer conductive substrates.Results for
single and coupled microstrips on multilayer conductive substratesare compared
with full-wave electromagnetic solutions. For single and coupled coplanar on-chip
interconnects, the effect of substrate contacts in the ground lines is included in the
models. And model results are compared with available measurement data.In
addition, the importance of conductor skin and proximity effects in closely spaced
asymmetric coupled coplanar lines is further investigated withan EM solver based
on the simultaneous discretization of conductors and substrate.
In Chapter 4, the frequency-dependent shunt admittance parameters, G(w)
and C(w) are derived in terms of low- and high-frequency asymptotic static solutions
of the equivalent circuit model combined with the complex image method. Results
are compared with measurement data for the cases of both heavily doped and lightly
doped silicon substrates.
In Chapter 5, final conclusions of this research work are presented together
with suggestions of possible directions for future work.7
2. BASIC THEORY OF ON-CHIP
INTERCONNECTS
2.1. Introduction
This chapter presents the basic theory of on-chip interconnects. The general
transmission line parameters that are used to model on-chip interconnects are in-
troduced first, followed by the theory of metal-insulator-semiconductor (MIS). As
shown by Hasegawa [6], three different modes of operation in MIS structures can
be formulated depending on the substrate conductivity and operating frequency.
Separate equivalent circuit models for each of its three modes have also been es-
tablished. Examples of typical MIS on-chip interconnects are introduced, followed
by a discussion of the high frequency loss mechanisms of interconnects on silicon
substrates. Various numerical electromagnetic techniques that have been commonly
used in the analysis and modeling of on-chip interconnects are also summarized.
2.2. Transmission Line Parameters
Traditionally, the behavior of on-chip interconnects in VLSI, analog, and RF
integrated circuits has been adequately described in terms of a lumped-element or
distributed RC model (a series resistance representing the conductor resistance com-
bined with a shunt capacitance). With rising operating frequencies in recent years,
however, the effect of interconnect inductance has also become increasingly im-
portant to accurately represent the behavior of on-chip interconnects in high-speed
VLSI circuits RF and mixed-signal integrated circuits operating at GHz frequencies.
On-chip interconnects with non-negligible inductance effects exhibit transmission-line behavior and need to be modeled as transmission lines with distributed line
parameters.
The electrical properties of a two-conductor transmission line at a given fre-
quency can be accurately characterized by its four distributed line parametersR,
L, C,and C per unit length (p.u.l.), as illustrated in Fig.2.1. The p.u.l.resis-
tance parameterRrepresents resistive loss associated with the currents flowing in
the transmission line conductors including the dc loss and high-frequency loss due
to the skin effect in the conductors. The p.u.l. series inductance parameterLmea-
sures the energy stored in the magnetic fields that link the conductors. The p.u.1.
shunt conductance parameter C is related to the power dissipation due to dielectric
loss in the media surrounding the conductors, while the p.u.l. shunt capacitance C
represents the distributed capacitance between the transmission line conductors. In
general, all four line parameters are frequency-dependent.
R(w) L(co)
FIGURE 2.1.Transmission line parameters: p.u.l.R, L, G,and C.
It is convenient to combine the series line parametersRandLinto p.u.l.
series impedance parameter Z asZ(w) = R(w) + jwL(w) (2.1)
Similarly, the shunt line parametersGand C can be conveniently combined into
p.u.l. shunt admittance Y as
Y(w) =G(w) +jwC(w) (2.2)
An equivalent representation of the transmission line characteristics is in
terms of characteristic impedanceZ0and propagation constant 'y which are related
to the four line parameters as [16]
IR(w) + jwL(w)
(2.3) zo-41
V G(w) + jwC(w)
-y =c + j/3 = /[R(w) + jwL(w)][G(w) + jwC(w)] (2.4)
From a field-theoretical point of view, the fundamental transmission mode
on the ideal lossless transmission line is described in terms of a transverse electro-
magnetic (TEM) wave for which the electric and magnetic fields are perpendicular
to the direction of wave propagation. The p.u.1.Land C line parameters can be
directly found from static solution of the electric and magnetic fields. In practice,
however, conductor losses and the presence of inhomogeneous dielectric media give
rise to field components in the direction of propagation, and the static solution of
the transmission line parameters is no longer valid. If the cross-sectional dimensions
of the transmission line remain small compared to the operating wavelength, how-
ever, such as in on-chip interconnects, the propagation mode can be treated similar
to a TEM mode and is called quasi-TEM mode. In this case, the line parameters
can approximately be derived in terms of a quasi-static solutions of the transverse
electric and magnetic fields. The quasi-static solution of the line parameters for on-
chip interconnects has been derived e.g. in [11] and validated by comparison with
full-wave solutions.10
2.3. Metal-Insulator-Semiconductor Interconnects
Transmission lines on lossless and low loss substrates have been extensively
studied over many years, and various characterizing techniques for transmission
lines including quasi-static and full-wave EM methods are readily available. How-
ever, with increasing interest in silicon-based integrated circuits such as CMOS
technology and SoC designs, transmission lines onSi02Si have become a focus
of research. This section begins with the introduction of the three major operating
modes of MIS structures and the corresponding equivalent circuits. Then examples
of typical configurations of on-chip interconnects based on the MIS configuration are
presented, and a discussion of the different loss mechanisms in MIS interconnects
on silicon substrates is given.
2.3.1. Fundamental Operating Modes
In 1971, Hasegawa et al.[6] studied the one-dimensional (parallel-plate
waveguide) MIS (Metal-insulator- semiconductor) transmission line structures as an
approximation for microstrip interconnects on silicon and silicon-dioxide (SiSi02)
systems as shown in Figure 2.2(a). The MIS transmission line theory is also appli-
cable for the coplanar MIS structures [17], [18] shown in Figure 2.2(b). Depending
on the operating frequency and substrate conductivity, there may exist three types
of fundamental operating modes, i.e., dielectric quasi-TEM mode, skin-effect mode,
and slow-wave mode, as illustrated in the frequency-conductivity domain chart in
Figure 2.2(c).
The dielectric quasi-TEM mode is defined when the frequency-conductivity
(was) product is small enough to produce a small dielectric loss angle.In this
mode, the silicon substrate can be simply treated as a lossless dielectric but with a11
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Dielecthc
Quasi-TEMMod)//SkflEff
Mode
Slow-wave Mode
5Si
(a) (b) (c)
FIGURE 2.2.MIS structures and three major operating modes: (a) MIS mi-
crostrip structure, (b) MIS coplanar structure, (c) Three major operating modes in
frequency-conductivity domain chart [6].
different dielectric constant than for the oxide. Also, the wavelength is much larger
than the physical height of the substrate media; therefore the field is concentrated
in the silicon layer and the fundamental operation of this mode is very similar to
the TEM mode where no longitudinal in field distribution is assumed.
In contract, when the frequency-conductivity (wcrs2)product is large enough
to yield a small depth of field penetration into silicon, the silicon substrate can be
treated as a lossy ground plane. This regime is called skin-effect mode. In this
mode, the wave propagating mechanism is dominated by the interaction between
the conducting strip and the skin depth in the silicon layer.
Besides the above two limiting cases in which the silicon substrate acts like
either a dielectric or a lossy conductor, a third mode of operation is defined in the
intermediate range of the frequency-conductivity(was2)product.In this range,
the silicon substrate exhibits semiconducting behavior. Due to dielectric disper-
sion associated with strong interfacial polarization at the silicon substrate [6], the
propagation velocity slows down, and hence, this mode is called the slow-wave mode.12
According to the above qualitative explanation of the three different operat-
ing regions, separate equivalent circuits models can be established [6], as illustrated
in Figure 2.3. In the quasi-TEM mode, the shunt conduction current in the sili-
con layer is negligible compared to the shunt displacement current since the relax-
ation frequency as/cis much less than the operating frequency. Note that the
series resistance R represents the conductor loss in the strip, and the series induc-
tanceL0+scorresponds to the flux linkage between the strip and the ground plane
through the double-layer dielectric consisting of oxide and silicon. In contrast, in
the skin-effect mode region, the magnetic field penetration into the silicon substrate
is significantly reduced to just the substrate skin depth; hence, the shunt displace-
ment current is negligible compared to the conduction current. This also leads to
an inductance reduction because the flux linkage is only in the oxide layer and the
skin depth region into the silicon layer. Moreover, additional energy is dissipated by
the non-negligible longitudinal substrate current (eddy current); hence, the series
resistance is increased by an additional term In between these two modes, i.e.,
in the slow wave mode region, both shunt capacitance and conductance should be
included in the silicon substrate since neither displacement current nor conduction
current dominates over one another. Many of the transmission line models by dif-
ferent authors [19] for integrated circuits refer to the different modes or mechanisms
of propagation described above, particularly to the slow-wave mode, which seems
to be within the frequency and conductivity ranges for general on-chip intercon-
nects. On the other hand, the proposed transmission line model that is introduced
in Chapters 3 and 4 of this thesis is applicable to all three modes of operation for
on-chip interconnects in RF and mixed-signal ICs.R L ox+Si
-C
(a)
R+ Rsi L ox+Si
(b)
si
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FIGURE 2.3.Equivalent circuits for three operating modes of MIS structure:
(a) Quasi-TEM mode, (b) Slow-wave mode, (c) Skin-effect mode [6].
2.3.2. Typical configurations of On-Chip interconnects
Microstrip, coplanar strip (including differential line) and coplanar waveguide
are on-chip interconnect structures that are commonly used in RFICs, mixed-signal
circuits and high-speed VLSI circuits as illustrated in Figure 1.1(a)-(d). These struc-
tures have well-defined current return paths and provide good impedance control.
Examples and brief descriptions are given below [20].
Microstrip
Microstrip (refer to Figure 1.1(a)) is one of the elementary components of
high performance on-chip interconnects in modern RF and high speed mixed-signal
ICs. It consists of a strip conductor on one surface of a dielectric or semiconducting
substrate with a conducting ground plane on the opposite surface of the substrate.
Because of the inhomogeneity of the surrounding media, microstrip cannot support
a pure TEM wave; instead it supports a quasi-TEM wave.14
Coplanar stripline
Coplanar stripline (refer to Figure 1.1(b)) is formed by two conductors de-
posited on the same substrate with no other metal conducting layer. If one of the
conductors is grounded, it is called coplanar stripline. If neither of the conductors is
grounded and the conductors have the same width and are driven differentially, the
structure is called differential line. The two forms basically have identical electrical
characteristics with differences resulting from the interaction with other metallic
structures. Slotline is a special case of coplanar strip structure that has only two
wide conductors separated by a narrow longitudinal slot at their extremes.
Coplanar waveguide
Coplanar waveguide (CPW, refer to Figure 1.1(c)) has both the signalcon-
ductor and the ground planes on the same side of the substrate.Usually, each
side-plane conductor is grounded and the center conductor carries the signal. Ide-
ally, CPW has semi-infinite ground planes but in practice, the two ground condctors
may be limited in width (so called finite ground CPW - FGCPW). If no substrate
contacts are presented, the coupling effects are composed of mutual terms between
the lines and are affected by the bottom ground plane. With this configuration, it is
easier to make ground connections in surface mounted components; it is cheaper to
fabricate, and exhibits less dispersion compared with microstrip structures. These
structures can also be built on single and multilayer conductive substrates, including
the typical CMOS and BiCMOS substrates with epitaxial layer and/or channel-stop
implant [21].
2.3.3. Loss Mechanisms
Figure 2.4 illustrates the substrate and conductor loss mechanisms incom-
monly used on-chip interconnect structures, including microstrip and coplanar strip15
proximity effects
due to presence of
nearby conductor
conductor couple magnetically
and electrically through oxide/air
current crowding at edge
due to skin effect
substrate injection
substrate currents
(conduction, eddy,
and displacement
current) sUicon
FIGURE 2.4.Loss mechanisms present in an IC process [22].
configurations. Substrate loss is a major loss contribution for interconnects on sil-
icon substrate due to the conducting nature of the silicon substrate, especially for
heavily-doped substrates. The doped silicon substrate conductivity (resistivity) usu-
ally varies from O.O1S/m (lOkIl . cm) for lightly-doped silicon (lO13atoms/cm3) to
105S/m (O.0011. cm) for heavily-doped silicon (lO20atoms/cm3) [22]. Substrate loss
is related to the electric and magnetic fields penetrating into the substrate below the
conductors. The electric field created by the charges on the surface of the conductors
is coupled to the substrate through displacement current. Time-varying magnetic16
fields created by the impressed currents flowing in the conductors, penetrate into
the substrate and give rise to eddy currents in the conductive substrate. Besides
these loss contributions described above, there is radiation loss, which is negligible
compared to other losses. Conductor loss is another significant loss mechanism in
on-chip interconnects due to the small cross-sectional areas. At higher frequencies,
conductor loss is further increased because of the non-uniform current distribution
caused by the skin effect and the proximity effect in closely spaced conductors as
given in Chapter 3.
2.4. Overview of Characterization and Modeling of MIS In-
terconnects
The general approaches for the numerical electromagnetic analysis and simu-
lation of MIS structures can be classified into three categories: quasi-TEM analysis,
frequency-domain full wave analysis, and time-domain full-wave analysis. Due to
the inhomogeneous dielectric media and energy dissipation, an MIS interconnect
cannot support a pure TEM wave. However, when transverse dimensions of the
MIS interconnect are much smaller than the wavelength, a quasi-TEM assumption
may be applicable [23], [24].The commonly used approach to solve quasi-TEM
problems is based on potential theory, and the original vector field problem can be
reduced to a scalar potential problem. Hence, this decreases the complexity of the
problem and requires less computation time than full-wave analysis.
If the quasi-TEM assumption cannot be satisfied or a more accurate solu-
tion is required, full-wave analysis should be used. The frequency-domain full-wave
analysis solves the problem at each frequency point of interest and thus can easily
incorporate various frequency-related effects, i.e., skin effect, losses, dispersive ma-
terial properties, etc. In general, it solves one of three equivalent sets of equations:17
the time-harmonic Maxwell's equations, Helmholtz wave equation, or integral equa-
tions based on Green's functions. The first two sets of equations are formulated
in differential forms, such as the finite difference method (FDM, [25]), the finite
element method (FEM, [26]) used in Ansoft's Maxwell 2D and HFSS [27] and the
frequency-domain transmission line matrix (FDTLM, [28]) method. The last set of
equations is formulated in integral form, for example, in the method of moments
(MoM) that is used in Agilent's Momentum [5] and spectral domain analysis (SDA,
[29]) method. For transient analysis, time-domain full wave analysis is more efficient
than the frequency-domain full-wave analysis.Generally, time-domain full wave
analysis starts with Maxwell's equations. The most commonly used time-domain
methods include the finite-difference time-domain (FDTD, [30]) method and the
time-domain transmission line matrix (TDTLM, [31]) method.
The physical modeling methods for MIS interconnects include analytical or
empirical lumped circuit models [25], parallel-plate waveguide models [6], the multi-
layered multi-conductor transmission line model [29], the partial element equivalent
circuit (PEEC) based model [32], and the combined electromagnetic and device
simulation model [33].
2.5. Conclusion
MIS on-chip interconnects have been studied by different analytical mod-
eling approaches and various numerical full-wave or quasi-TEM electromagnetic
computation techniques. However, the bottleneck in model development for on-chip
interconnects is the time consuming EM simulation. Therefore, it is highly desir-
able to have closed-form expressions for the frequency-dependent line parameters
of on-chip interconnects that can be easily implemented in CAD tools in order to
significantly reduce simulation time. During the past years, Weisshaar et al. [12]18
- [15] have developed accurate closed-form expressions for the frequency-dependent
line parameters- R(w),L(w), G(w), C(w) - ofmicrostrip-type on-chip interconnects
on lossy silicon substrate. Coplanar topologies are another important and common
classofon-chip interconnect structures.Hence, the major portionofthis thesis
develops closed-form expressions for the line parametersofcoplanar-type on-chip
interconnects on lossy silicon substrates. In the following chapters, the methodol-
ogy for deriving closed-form expressions for the frequency-dependent line parameters
is introduced. In addition, the new expressions are validated by comparison with
available measurements.3. MODELING OF SERIES IMPEDANCE
PARAMETERS
3.1. Introduction
19
This chapter develops accurate closed-form expressions for the frequency-
dependent series impedance parameters of on-chip interconnects over general mul-
tilayer conductive substrates. A generalized complex image approach combined
with a surface impedance formulation are used to account for the effects of the
frequency-dependent eddy currents in the multilayer conductive substrates. In this
approach, an effective complex height is derived in terms of a generalized surface
boundary condition at the oxide-semiconductor interface, which is determined by a
simple recursive input impedance formulation analogous to cascaded transmission
lines. To help to understand the theory, a simple one-dimensional (parallel-plate)
case is considered first.Under the quasi-magnetostatic assumption, the complex
image formulation is the exact solution to this one-dimensional problem. With the
concept of complex image combined with the surface impedance formulation, par-
tial inductance, and developed equivalent circuit model, closed-form expressions for
p.u.l. series impedance R(w) and L(w) can be obtained.
Theoretically, the calculation of series impedance parametersR(w)and L(w)
should include the effects of both the conductive substrates and the conducting
strips. These effects are typically referred to as substrate skin effect and conduc-
tor skin- and proximity-effect, respectively. Since the contributions of the overall
series impedanceR(w)and L(w) of interconnect lines due to the iossy silicon sub-
strate and non-ideal conductors have shown to be approximately additive [34], the
closed-form expressions of p.u.l. series impedance can be constructed by two sepa-
rate derivations: one for substrate skin effect only and the other one for conductor20
skin- and proximity-effect only. Most of time, conductor skin and proximity effects
can be neglected if the substrate loss is much larger, i.e., for heavily doped silicon
substrates with high conductivities. Hence, in this chapter, emphasis is given to the
complicated substrate loss effect.
Results for single and coupled microstrips on multilayer conductive substrates
are compared with full-wave electromagnetic solutions. Also, the closed-form ex-
pressions for single and coupled coplanar on-chip interconnects are compared with
measurements conducted at the National Institute of Standards and Technology
(NIST) [35] as well as a quasi-analytical solution developed at the University of
Hannover [9]. To further investigate slight differences between the model and mea-
surement results, the importance of skin and proximity effects in the closely spaced
conductors is examed.
3.2. Quasi-Magnetostatic Formulation for General Multi-
layer Conductive Substrates
Figures 3.1(a)-(d) show typical on-chip interconnect structures on single and
multilayer conductive silicon substrates. The multilayer conductive substrates illus-
trated in Figures 3.1 represent general silicon substrates including typical CMOS
and BiCMOS substrates with epitaxial layer and/or channel-stop implant [21].
The per-unit-length (p.u.l.) series impedance parameters, R(w) and L(w), of
typical on-chip interconnects can be accurately determined over a wide frequency-
range (typically over 10GHz) by quasi-static analysis, as demonstrated in [32], [36].
The p.u.l. seriesR(w)andL(w)parameters are derived by considering the complex
equivalent inductance
L*(w)= L(w) + R(w)/jw = J!/I (3.1)w
oxide
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FIGURE 3.1.Typical on-chip interconnect configurations: (a) microstrip, (b)
coupled microstrip, (c) coplanar strip, (d) coplanar waveguide.
to account for eddy-current loss in the substrate [15]. In (3.10) I is the total current
in the conductor and 'I' is the complex magnetic flux linkage p.u.l. associated with
the interconnect. In general, the magnetic flux linkage 'I'can be expressed in terms
of the magnetic vector potentialAthrough the relationship
fad fA.d (3.2)
whereis the magnetic flux density associated with current I.22
3.2.1. One-Dimensional Solution
It is instructive to first consider the one-dimensional (parallel-plate) case with
field variation only in the vertical direction as it can be solved exactly in simple closed
form. Figure 3.2 shows a perfectly conducting plate of width w with surface current
density .J = I/w above a multilayer conductive substrate. Assuming current flow in
the zdirection, the magnetic vector potentialAhas only a zcomponent and varies
oniy as a function of the vertical coordinate y. In each layer i with conductivity cr
and permeability p, the magnetic vector potential must satisfy
V2A(y)d2A(y)
dy2= 3wI1aA(y) (3.3)
subject to the boundary conditions that A and (1/ii)dA/dy be continuous at each
layer interface. The solution for A(y) is easily obtained in closed form from the
general solution of (3.3) in each layer and application of the boundary conditions
at each interface. Alternatively, the multilayer conductive substrate may be repre-
sented in terms of a surface impedance boundary condition at the oxide-substrate
interface at y = 0, as illustrated in Figure 3.2. The surface impedance boundary
condition at y = 0 is given by
EIjwAI
Z8(y= 0) = (3.4)
yrOdA/dy
With (3.4) and the boundary condition dA/dy = J8= I/w at the conducting plate
at y = h0, the solution for A(y) in the oxide region (0 <y <h0)is found as
A(y)=0(y+ . (3.5) "3W/b1
The surface impedance Z can be directly determined as the input impedance
of the analogous problem of cascaded transmission lines. Each conductive layer i
may be represented in terms of an equivalent transmission line having characteristic23
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FIGURE 3.2.Perfectly conducting plate with uniform current density abovea
multilayer conductive substrate.
impedance equal to the intrinsic impedanceof the medium, i.e.Zo, ==
= 'yj/oj, and propagation constant 'yj, where
and
is the skin depth of layer i [37].
(3.6)
(3.7)
For a general multilayer substrate, the input (surface) impedance is obtained
by recursive application of [37]
= +
Zo,1tanh{'yh]
(3.8)
Zo,1+ Z,+i tanh['yh]
i = 1,...,N, whereZ1is the input impedance at the interface between layer i and
layer i1 andh,is the thickness of layer i (see Figure 3.2). The corresponding
boundary condition at the lowest layer in Figure 3.2 is 0 (A = 0)for a
perfectly conducting plane and Z -* oo (dAt/dy = 0)for a non-conducting semi-
infinite medium.24
With (3.2) the complex inductance per-unit-lengthL* (w) = L(w)jR(w)/w
for a conducting plate of width w above a multilayer conductive substrate is directly
found from (3.5) as
R(w) L*(w)= L(w)j =A(y= h0)
w
Ih0+
Z8 1 (39) =
w L jwoj
Finally, the frequency-dependent p.u.l. inductance and resistance parameters are
obtained in closed form as
and
L(w)=Re{L*(w)} (3.10)
R(w) = _wIm{L*(w)} (3.11)
With (3.6) and Zo,i =yi/0i,(3.9) can be rewritten as
o1It1zin,11
11(w)= [0+(1i)-----] (3.12)
where ö andare the skin depth and permeability of layer 1, respectively and
Z1,1/Z0,1is the normalized input impedance at y = 0 (see Figure 3.2). The term in
brackets in (3.9) and (3.12) may be interpreted as an effective complex height
8
hoff = h0 +(1)------- (3.13)
of a parallel-plate transmission line, filled with a non-conducting, non-magnetic
material, as illustrated in Figure 3.3. The perfectly conducting plate at complex
depthheffmay be termed as "virtual ground plane."
The complex effective height can be determined in closed form for general
substrates with multiple conductive layers including a possible ground plane. For25
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FIGURE 3.3.Illustration of complex effective height for parallel-plate structure.
example, for a semi-infinite conductive substrate with conductivity a and permeabil-
ity j, the normalized input impedance at y = 0 is one, and the complex effective
height becomes[15]
6
heffh0+(lj) (3.14)
As a further example, a single non-magnetic substrate layer of finite thickness
and skin depth 6 with and without ground plane (backside metallization) is
considered. The case of a ground plane corresponds to a short-circuited transmission
line with normalized input impedance Z,/Zotanh [(1 + j)h1/6], while the case
of finite substrate thickness without ground plane corresponds to an open-circuited
transmission line with normalized input impedanceZm/Z0= coth [(1 + j)h51/8].
The complex effective height for the case with ground plane is givenby [15]
heff =h0 +(1 j)tanh[(1 +j)h8/6] (3.15)
while for the case without a ground plane hoffiS [38]
heff h0 +(1j)coth[(1 +j)h81/6] (3.16)
As a final example the complex effective height for a substrate consisting of two
non-magnetic conductive layers with conductivitiesa1,2and heightsh1,2and with
ground plane is26
heffh0 +(1 - j)F (3.17)
with
F
Zo,i tanh['yihi] + Zo,2 tanh['y2h2]
(3 18)
Zo,i+Zo,2tanh[yihi]tanh[y2h2]
The complex effective height,heff, in (3.13) gives the exact solution for the
frequency-dependent series resistance and inductance p.u.l. of a parallel-plate trans-
mission line on a multilayer conductive substrate. It will be shown in the following
sections that the complex effective height for the one-dimensional case corresponds
to the complex effective height of an image plane as an approximate solution for the
two-dimensional case. In the next section the solution for the two-dimensional case
is derived.
3.2.2. Two-Dimensional Green's Function Formulation for Multi-
layer Conductive Substrates
For ±z-directed currents on the conducting strips, only the z-component of
Ais non-zero.It is convenient to first solve the quasi-magnetostatic problem for
an impressed filamental unit line current above the multilayer conductive substrate,
as illustrated in Figure 3.4. The magnetic vector potential A(x, y) for a unit line
current at (x', y') corresponds to the 2D Green's function G(x, yx', y'). Then, for
a general current distribution J(x, y) in the conducting strips the vector magnetic
potential A can be expressed in terms of the 2D Green's function as
A(x, y)= fG(x, yx', y')J(x',y')dx'dy'. (3.19)
Without loss of generality, the filamental line current is assumed to be located
on the y-axis at (x' = 0, y'). In the region above the substrate (y> 0 in Figure3.4)
the magnetic vector potential must satisfy[40]Mo
G0
region I
aN, Mt.
FTGURE 3.4.Line current source above a multi-layer conductive substrate.
V2A(x, y) = oö(x)8(yy')
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(3.20)
In each layer i of the conductive substrate (see Figure 3.4), A must bea solution
of [40]
V2A(x, y)jwjicrA(x, y) = 0 (3.21)
where ci and p are the conductivity and permeability of layer i, respectively. In
addition, it follows from the continuity requirement for the tangential E and H
components that A and (1/p)aA/t9n be continuous at each layer interface. The
quasi-static problem given by (3.20, 3.21) has been studied extensively (e.g. [9], [10],
[39], [40], [41]) and has been solved by various computational techniques, includinga
modified spectral domain approach ([10], [36]). In the following,a simpler solution
technique based on a complex image approach combined witha surface impedance
boundary condition is presented. The new solution technique leads to simpleap-
proximate closed-form expressions for the magnetic vector potentialas well as the
p.u.l.series resistance R(w) and series inductance L(w) parameters for on-chip
interconnects.J (x', y')
region I unit line current -
px
z
iAIan
FIGURE 3.5.Line current source above a multilayer conductive substraterep-
resented by a surface impedance boundary condition at interfacey = 0.
Applying the method of separation of variables and expressing the magnetic
field components of the line current as Fourier integrals, the general solution of
(3.20) in the region above the substrate (y> 0 in Figure 3.4) is foundas [15]
r0
A(x,L k+Q2(k)e_]cos(kx)dk
1'OO
IA(k, y) cos(kx)dk (3.22)
0
whereA(k, y) isthe Fourier transformed magnetic vector potential. To solve for
the unknown spectral functionQ2(k),the boundary condition at the interface with
the substrate at y = 0 is applied. This boundary conditioncan be conveniently
expressed in terms of a generalized surface impedance Z8(y= 0), as illustrated in
Figure 3.5. The surface impedance boundary condition aty = 0 is given by
jwpA I jw1aA
(3.23) Z8(x)
ÔA/On aA/ay
or in the Fourier transformed (spectral) domain by
jwpA
(3.24)
ÔA/OyI
Iy=0
Applying (3.24) with A defined in (3.22), the spectral functionQ2(k) issolved in
terms of surface impedance 2'(k)aswhere
29
Q2(k)
p.je_Id1'p(k)k
(3.25)
2irk p(k)+k
I'
pk) =-
Z(k)
(3.26)
For a single semi-infinite conductive substrate with conductivity a2and per-
meability ,, the general solution forA(k, y)is of the form
with
A(k, y) (3.27)
q(k) /k2 + jwpjaj=/k2+ 'y (3.28)
and 'j given in(3.6).In this case, the surface impedanceZ(k)is simply given by
jw/LA= (3.29)
3A/ay q2(k)
For multilayer substrates as shown in Figure3.4,the surface impedanceZ3(k)at
y = 0 can easily be derived using transmission line concepts analogous to the
one-dimensional case described in Section3.2.1.Here, each conductive layer i
may be represented in terms of an equivalent transmission line having character-
istic impedance Zo,2 =jwu/q(k)and propagation constantq1(k).The surface
impedanceisobtained as the input impedance(k) at y = 0 of the equivalent
cascaded transmission lines. Note thatk = 0corresponds to the surface impedance
for the one-dimensional case, which has been derived in the previous section.
3.2.3. Complex Image Approximation
The solution ofA(x, y)in(3.22), (3.25)takes into account the complicated
two-dimensional frequency-dependent distribution of eddy currents in the conduc-
tive multilayer substrate. At higher frequencies and for substrates with low resistiv-
ity, the eddy current density is larger and concentrated more closely at the substratey
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FIGURE 3.6.Complex image model for a line source above a multilayer con-
ductive substrate.
surface, which can lead to a significant reduction in series inductance and substantial
increase in series resistance loss of the interconnect. For a substrate with zero re-
sistivity (perfect conductor), the substrate currents would be limited to the surface
of the substrate and, hence, could be represented exactly by an equivalent image
strip current below the surface. The concept of an image current can be extended
to multilayer substrates with finite resistivity by applying a complex image theory
([15], [42]- [44]).
The magnetic vector potential (Green's function) G(x, ylx' = 0, y') due to
a filamental unit line current at (x' = 0, y') over a multilayer conductive substrate
was derived above and, for y> 0, is given by
G(x,ylx' = 0,Y1)
e_1)]
(3.30)
Ie'l'Ip(k)k
k p(k)+k k
cos(kx)dk 2r
wherep(k) isgiven by (3.26) in terms of the surface impedance boundary condition
at y0. The first term of the integrand in (3.30) corresponds to the filamental line
current at (x' = 0, y') while the second term in (3.30) represents the distributed eddy
currents in the substrate. To approximate the distributed substrate eddy currents31
by an image current at some distance (d + 2y') below the filamental line current,
(3.30) is rewritten as
G(x,yx' = 0,y') =
(y+y'+d) kyy
k iof e =
0
[-_k +ke
dC
kj
cos(kx)dk (3.31)
Furthermore, the term
g(k) _kkd (3.32)
in (3.31) needs to be approximately constant one. From this condition, the complex
distance parameter d is derived. To this end, g(k) is expanded into a Taylor series
at k = 0 [15]
g(k) a,k'3 (3.33)
where the expansion coefficients aare given by
1d' I
a-g(k) (3.34)
Ik=0
The first three expansion coefficients are found as
a0 = 1
r21
a1= d [1
dp(0)]
a2 = d2[i+
d2p2(0)dp(0)]
(3.35)
It follows from (3.35) that the expansion coefficientsa1and a2 can be made zero if
the complex distance parameter d is chosen as
d=---=20 (3.36)
p(0) jW/Lo32
wherep(k)is given by (3.26) and evaluated fork0. Thus, neglecting higher order
terms in the expansion ofg(k),
d3g(k)/dk3
k3+
d4g(k)/dk4k4+ (337) g(k)=1+
3!
I 4!
I
Ik=O Ik=O
the currents in the multilayer conductive substrate (including a possible backside
metallization) due to an impressed line current at y=can be approximated
simply by an image current located at a complex distanced2,
d = y' + d =y' +29(0)
3W/b
(3.38)
below the interface between substrate and oxide at y = 0 with surface impedance
23(k= 0) given by (3.29).Alternatively, a perfectly conducting image plane or
"virtual ground plane" can be placed at distanceheff = y' +d/2 below the line
current, as illustrated in Figure 3.6.
Note that evaluation ofZ8(k)in (3.38) atk = 0corresponds to the surface
impedance in the one-dimensional case.This means that the effective complex
heightheffof the image plane (virtual ground plane) is identical to the exact one-
dimensional solution and is given by (3.13). All closed-form solutions for the effective
complex height for general multilayer conductive substrates in the one-dimensional
case are directly applicable to the two-dimensional case.
To illustrate the frequency-dependence of the effective complex height, the
simple but commonSi02Si substrate is used as an example as shown in Figure 3.7
for both microstrip and coplanar structures, both withh0= 2/bm andh32= 500/bm.
Figure 3.8(a) shows the real part ofheffwith different substrate conductivities for
a microstrip line with oxide layer and a single silicon substrate layer. The corre-
sponding coplanar case is shown in Figure 3.8(b). It can be seen from Figure 3.8(a)
that at low frequencies, the effective substrate height is equal to the combined oxide
height and height of bulk silicon, and the eddy currents in the silicon substrate can33
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FIGURE 3.7.Illustration of virtual ground plane concept for on-chip intercon-
nects on standard Si02Si substrate: (a) microstrip, (b) coplanar structures.
be ignored. In the high frequency limit, the skin depth in the silicon substrate, Sj,
is much smaller than the substrate height. Thus, the effective substrate height is
reduced and approaches the limit of the oxide height. It also shows that for heavily
doped (high conductivity) silicon substrates, the frequency-dependence of the effec-
tive height is more significant, as expected. In Figure 3.8(b), he1is large at low
frequencies while at higher frequencies, the effective substrate height is significantly
decreased, especially for heavily doped substrates, and heff approaches the height
of the oxide layer.
3.3. Extraction of Series Inductance and Resistance
The frequency-dependent series impedance can be formulated in terms of
the corresponding static configurations combined with the complex image approach.
The static inductance formulas are used with the effective complex height he1fto
compute the complex equivalent inductance.In general, the complex equivalent
inductance is in the form ofE
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FIGURE 3.8.Illustration of the variation in effective height as a function of
frequency: (a) microstrip, (b) coplanar structures.
= Lf(w,he!!)= L(w)
R(w)
(3.39)
whereL1can be any suitable closed-form expression for the static inductance. This
complex inductance then can be interpreted as follows
and
L(w) = Re{Lf(w, heff)} (3.40)
R(w) = wIm{L1(w, hf f)} (3.41)
whereL(w)is the frequency-dependent line inductance andR(w)is the frequency-
dependent line resistance.
3.3.1. Static Inductance Formulas
In general, there are two methods that can be employed to compute the static
inductance. One is based on available formulas for the static distributed inductance35
of the transmission line structure and the other one is according to the self and
mutual partial inductance formulas [46].
For microstrip structures, there are various well developed static inductance
formulas[14].For example, Wheeler's closed-form expression for static inductance
of a single microstrip line [47] is
irw21)
L*(w)= Lf(w, heff) =ln11+ 32(h)2 [i++ ()
jf
(3.42)
47r
where po is the permeability in free space(4ir x107H/m). However, for structures
with multiple conductors, such as a three-conductor microstrip or coupled coplanar
waveguide, no simple static formulas are available. Hence, an alternative and also
more flexible method is to extrapolate partial self and mutual inductance for finite-
length conductors combined with the complex image approach.
3.3.2. Partial Inductance with Complex Images
To illustrate the method using partial self and mutual inductance formulas,
an example of a single microstrip on-chip interconnect on silicon substrate is used.
According to the complex image theory, the single microstrip line can be represented
in terms of the interconnect and its image located in free space at a complex distance
2heff, as illustrated in Figure3.9.The closed-form inductance expression,L1,can
be formulated in terms of the corresponding partial self inductance(L)and mutual
inductance(Lf)of finite-length conductors (e.g. Grover's formulas[48])as given
by
T* r* r r 1cf - Li11 Lill -'--'12
L11 + L22 - 2L12
2
(3.43)
whereL isthe partial self inductance,Lf,of the source conductor divided by
the conductor andL12 isthe partial mutual inductance,Lf,between the source
conductor and the image conductor divided by the conductor length. They areand
36
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L11 in +f(wt)] (3.44)
12Lw+t2
1+
h
/ h2hefil
L12 = + 'i/i + +
i--]
(3.45)
121r[he/f eff V
+ Rayleigh Quadrature Formula [48].
Here, the mutual inductance L12 is complex because of the complex distance he!!.
Thus, the closed-form expression L1 (same as L1) is also complex.Re{L1},
the real part of the complex inductance L1, represents a real inductance and
wIm{L1} represents resistance.
round plane
FIGURE 3.9.Static inductance calculation using partial self and mutual induc-
tances.
3.3.3. Convergence of Partial Inductance
Note that each partial inductance divided by length is divergent as length
increases. For example, the p.u.l. partial inductance Lof conductor 1 of length37
1, width w, and thickness t given in (3.44) has a divergent term ln{21/(w + t)}.
However, because of the subtraction of two partial inductances in (3.43), a p.u.l.
inductance is obtained. To help with the numerical implementation, a common
divergent term C = ln(l/wo) in the expression of both partial self and mutual
inductances (wherew0is some arbitrary reference width) can be subtracted to
eliminate the length dependence.Hence, the p.u.l.inductance is obtained as
=L11L12 = (Lf1C)/l(Lf C)/l.The convergence behavior of the
various terms is shown in Figure 3.10.
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FIGURE 3.10.Convergence behavior of complex partial inductance for a con-
ductor over a conductive substrate with conductor width w = 2Opm and thickness
t = .665pm,h=0.5pm,h3 =500pm, and ci= 8, 000S/m at f = 5 GHz; (a)
partial resistance and (b) partial inductance.3.4. Single and Coupled Coplanar Interconnects
The modeling methodology developed in the previous sections is readily ap-
plied to single and coupled coplanar interconnects. The frequency-dependent series
impedance parameters are obtained using the complex image method to take into
account the effects of eddy currents in the substrate. The frequency-dependent shunt
admittance parameters are derived in terms of low- and high-frequency asymptotic
static solutions of the equivalent circuit model combined with the image method.
Here, the closed-form expressions for the series impedance line parameters will be
derived first, and expression for the shunt admittance line parameters will be devel-
oped in the next chapter.
In the following section, closed-form expressions for frequency-dependent
impedance parameters of both single and coupled coplanar interconnects are ob-
tained.Comparison with available measurement data is discussed in the results
section. The cross section of the investigated single and coupled coplanar lines are
illustrated in Figure 3.11(a) and Figure 3.12(a), respectively.
3.4.1. Inductance Matrix
Based on the concept of partial inductance and the complex image approach
described in the previous sections, the coplanar interconnect lines can be represented
in terms of the interconnect conductors and their images located in free space at
a complex distance2hff,as illustrated in Figure 3.11(b) for single CPW and in
Figure 3.12(b) for coupled CPW interconnects, respectively. For both structures,
the effective complex height is given by
he!! = h0 +(1j)5/2coth[(1 + j)h3/5] (3.46)39
For a single coplanar waveguide interconnect as showii in Figure 3.11(a), the result-
ing 3 x 3 complex inductance matrix for the coplanar three-conductor system may
be expressed as
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FIGURE 3.11.Methodology for deriving closed-form expressions for R(w) and
L(ui)for single coplanar interconnects on conductive substrate; (a) single CPW
configuration, (b) calculation of complex inductance matrix using complex image
method.
Similarly, the complex inductance matrix for coupled coplanar interconnects
as illustrated in Figure 3.12(a) is given by1*
-'-'11
1*
-'-'12
T*
'-'13
T*
-'-'14
r*
-'-'12
1-*
-'-22
T*
'-'23
r*
'-'24
{L1J44
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=
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L13L35L23L6L33L37L34L38
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In both(3.47)and(3.48),the effect of the image conductors at complex
distance2he11has been incorporated into the inductance elements corresponding to
the physical interconnect conductors. The complex inductance elementsL(h1j) =
Li(he1i) = LzjLi,j+n(heij), (i,j =1,...,n,wheren = 3for single CPW and m =4
for coupled CPW) can be readily derived by extrapolating the closed-form formulas
for partial self and mutual inductances of finite-length conductors, as discussed in
Section3.33.
3.4.2. Equivalent circuit for R(w) andL(w)
To derive the final inductance or resistance matrix for single and coupled
coplanar interconnects, respectively, an equivalent circuit representation is used.
The equivalent circuit model also includes the substrate contacts in the ground
lines, which may have a significant influence on the return current distribution.
The effect of the substrate contacts will he discussed in the results section. The
equivalent circuit models for the series impedance corresponding to single (refer
to Figure3.11)and coupled CPW (refer to Figure3.12)interconnects with thehCf
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FIGURE 3.12.Methodology for deriving closed-form expressions forR(w)and
L(w)for coupled coplanar interconnects on conductive substrate; (a) asymmetric
Coupled CMOS Interconnects, (b) calculation of complex inductance matrix using
complex image method.
ground lines directly connected to the substrate are illustrated in Figure 3.13(a)
and Figure 3.13(b), respectively. In both equivalent circuit models,Rj(dc)iz isthe
dc resistance of conductor i, andL isthe corresponding complex self inductance of
conductor i including its image. Furthermore,Listhe complex mutual inductance
between line i and line j including their images (refer to Figure 3.11(b) for single
CPW and Figure 3.12(b) for coupled CPW, respectively).R3b is asubstrate DC
resistance modeling the effects of the substrate contacts in the ground lines.
For the single coplanar waveguide with one signal line and two ground lines
shown in Figure 3.11(a), the inductance matrix[L1]in (3.47) can be reduced to
a single complex p.u.l. inductance value in closed form by solving the equivalent
circuit model as illustrated in Figure 3.13(a). The p.u.l. inductance is obtainedas
Lf(w) = Re{L1} (3.49)and the p.u.l. resistance is
42
R1(w) =wIm{Lf}. (3.50)
Note that the DC resistances for all metal conductors and the substrateare included
in the resistance matrix. Similarly, for coupled coplanar linesas shown in Figure
3.12(a), the 2 x 2 p.u.1. inductance matrix[L1(w)}22and 2 x 2 p.u.l. resistance
matrix[Rf(w)]22can be obtained in closed form by solving the equivalent circuit
model as illustrated in Figure 3.13(b).
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FIGURE 3.13.Equivalent circuit model for the series impedance of sin-
gle and coupled coplanar lines on silicon:(a) Single CPW:M12 =L2(w)zz,
M13 = L3(w)zz, M23 =L3(w)z, (b) Coupled CPW:M12 =L2(w)zz,
M13 = L3(w)z, M14 = L4(w)Lz, M23=L3(w)z,M24 =L4(w)i.z,
M34L4(w)Lz.43
3.5. Results
The proposed modeling methodology has been applied to single and coupled
on-chip interconnect structures. To validate this modeling approach for multilayer
conductive substrates, single and coupled microstrip interconnects on multilayer
silicon substrates have been computed using the proposed closed-form expressions,
and compared with full-wave electromagnetic solutions. For the single and coupled
coplanar on-chip interconnects, results are also compared with measurement data
as well as a quasi-analytical solution [9].In the following sections, the results for
single and coupled microstrips will be discussed first and followed by single and
asymmetric coupled coplanar interconnects.
3.5.1. Single On-Chip Microstrip Interconnect on Multilayer Con-
ductive Substrate
Figures 3.14(a) and (b) show the frequency-dependent series impedance pa-
rameters R(w) and L(w) for a 4pm wide microstrip on a 2pm thick oxide and 3-layer
conductive substrate. The substrate consists of three layers, a thin 1pm thick heav-
ily doped top layer (channel stop implant or active layer) with o = 4 x 104S/m, a
10pm thick epitaxial (epi) layer withc2 =lOS/rn and a heavily doped bulk sub-
strate with o = 104S/m. The closed-form solution was obtained using the complex
extension of Wheeler's inductance formula given in (3.42). The full-wave electro-
magnetic solution was computed with Momentum [5]. In order to focus on the effect
of eddy-current loss in the substrate, a perfect microstrip conductor was assumed.
The multilayer closed-form solution is in excellent agreement with the full-
wave solution over the broadband frequency range. However, if the conductivities
in the top active layer and the epi layer are neglected and the corresponding single
layer solution is used instead, the series resistance is underestimated especially at44
higher frequencies. This example illustrates that a heavily-doped channel stop layer
can make a significant contribution to the eddy-current loss in the substrate.
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FIGURE 3.14.Series impedance parameters for a single microstrip on multilayer
silicon substrate withw1= 4pm,h0= 2pm,h1= = 1pm,h2 = hepi =10pm,
h3 = h3= 500pm and c= 0active= 4 x 104S/m,O'2= cr= 108/rn,
O'3 = 104S/m; (a) p.u.l. resistance R(w) and (b) p.u.l. inductanceL(w).
3.5.2. Coupled On-Chip Microstrip Interconnect on Multilayer
Conductive Substrate
The second example with a multilayer substrate is a structure with closely
spaced asymmetric coupled microstrips on a three-layer conductive substrate. The
3-layer substrate used here is the same as in the previous case of a single microstrip
with a thin heavily-doped active layer, epi layer, and heavily-doped bulk. Also, the
conductors were chosen to have zero resistivity and thickness to emphasize the influ-
ence of the multilayer conductive substrate. The closed-form solutions for the series45
impedance parameters are obtained using the complex image approach with the
corresponding closed-form expressions for the partial self and mutual inductances.
The non-uniform current distributions on the conducting strips have been included
in the partial inductance formulas.
Figures 3.15(a) and (b) show a comparison of the closed-form expressions and
full-wave solution with the commercial simulator Momentum [5]. The multilayer
closed-form expressions for [R(w)] and[L(w)]are in a good agreement with the
full-wave solutions. As in the previous case of a single microstrip, the thin heavily-
doped active layer makes a significant contribution to the series resistances at higher
frequencies. Note that the self and mutual resistances are nearly indistinguishable
due to the closely spaced conductors. In this case, the eddy-current distributions in
the substrate resulting from the two metal conductors almost completely overlap.
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FIGURE 3.15.Series impedance parameters for symmetric coupled mi-
crostrip on multilayer silicon substrate withw1== 4tm, s = 2pm,
2pm,h1 = hactive= 1pm,h2 =hepi = 10pm,h3 = h8=500pm and
01 Uactive= 4 x 104S/m,O2 = Oepi =lOS/rn,03== 104S/m; (a) p.u.1.
resistance [R(w)] and (b) p.u.l. inductance[L(w)].46
3.5.3. Single On-Chip Coplanar Waveguide Interconnect
To further validate the proposed approach, a single CPW interconnectson a
conductive silicon substrate as shown in Figure 3.11(a) has been modeled and the
results compared with measurement data [49].In this structure, the 10pm wide
signal line is separated from two 2Opm wide ground lines bya 100pm gap. The
ground lines are connected to the silicon substrate with ohmic contacts of 10pm
width. The oxide layer is about 500nm thick and the silicon substrate is about
500pm thick. Figure 3.16 shows the frequency-dependent series impedanceparame-
ters of a coplanar waveguide interconnect on a heavily-doped silicon substrate with
= 0.0125Icm. The agreement with the measurement data is found to be good
over the broadband frequency range. Figure 3.16 also shows the strong frequency
dependence of R(w) and L(w) for low resistivity substrates. The conductor skin and
proximity effects, which were also taken into account by additionally subdividing
the conductor cross-sections into filaments, were found to be negligible comparedto
the substrate eddy-current loss. A more detailed study of the effects of substrate
contacts and substrate conductivity will be presented in the following two sections.
3.5.3.1. EffectofSubstrate Contacts
Figures 3.17(a) and (b) show the effect of the substrate contactson the
series impedance parameters R(w) and L(w), respectively.In this structure, the
effect of substrate contacts has to be included into the derivation of the closed-form
expression since the ground lines are directly connected to the silicon substrate
through ohmic contacts. As it can be seen in Figures 3.13(a) and (b), the substrate
contact effects are modeled by an additional resistance in parallel to the ground150
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FIGURE 3.16.Series impedance parameters for a coplanar waveguide intercon-
nect on silicon substrate withw1== 20pm,w2 =10pm,s12 = 23 =100pm,
h3= 500pm and Psi = 0.01251cm; (a) p.u.l.resistance R(w) and (b) p.u.l.
inductance L(w).
conductors.Because of the additional resistance, the return currents may flow
mainly in the substrate region, which leads to a larger decrease in inductance as
illustrated in Figure 3.17(b).
3.5.3.2. Effect of Substrate Conductivity
Figures 3.18(a) and (b) clearly show the impact of the substrate skin effect.
Because of the existence of the substrate contacts, the substrate skin effect domi-
nates the frequency-dependent behavior in the series impedance parameters for the
case of heavily-doped silicon substrate (i.e., for substrate conductivity of 8000S/m).
The resistance increases significantly while the inductance decreases with increas-
ing frequency. The coplanar waveguide with substrate contacts behaves more like
a microstrip. In this case, the conductor skin effect is negligible compared to the40C
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FIGURE 3.17.Series impedance parameters for a coplanar waveguide inter-
connect on silicon substrate with and without the substrate contacts; (a) p.u.l.
resistanceR(w)and (b) p.u.1. inductanceL(w).
substrate skin effect, and the closed-form expressions agree well with measurement
data. On the other hand, for the substrate with lower conductivity (i.e., substrate
conductivity of 8S/m), the substrate skin effect is negligible and the conductor skin
effect dominates. This explains the small difference between the closed-formexpres-
sions and the measurements. A more detailed discussion of the conductor skin and
proximity effects is given in Chapter 5.
3.5.4. Asymmetric Coupled On-Chip Coplanar Waveguide Inter-
connect
The proposed closed-form expressions for line parametersR(cii)andL(w)
have been applied to the asymmetric coupled CMOS lines shown in Figure 3.12(a).
The asymmetric coupled lines are built in a O.25m CMOS technology. The two
coupled conductors are fabricated in metal 2 with widths of 1jtrn and 1Ojm,respec-E0
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FIGURE 3.18.Series impedance parameters for a coplanar waveguide intercon-
nect on silicon substrate with different conductivities of the silicon substrate; (a)
p.u.l. resistanceR(w)and (b) p.u.l. inductanceL(w).
tively, and are separated by a gap of 1pm. The thickness of metal 2 is 0.7pm, and
the conductivity is 27.8 x 106S/m. The coupled lines are surrounded by 2Opm wide
grounds composed of via stacks that connect all six metallization layers together
to the substrate. The silicon substrate is heavily doped with a resistivity of about
0.0111 cm [50].
In order to demonstrate the accuracy of the closed-form expressions, the line
parameters[R(w)}and[L(w)]shown in Figures 3.19(a) and (b) are compared with
a quasi-analytical simulation approach developed at the University of Hannover
[9] as well as measurement data taken at the National Institute of Standards and
Technology (NIST) [50] including the lower and upper bounds of the 95% confidence
intervals. Note that in the[R]and[L]parameters shown in Figure 3.19, index 1
refers to the 1/1m signal line and index 2 to the 10im signal line. It is observed that
the closed-form solutions are almost identical to the corresponding quasi-analytical50
results. Both theoretical results are consistent with the measurement data over the
broadband frequency range. It is noticeable, however, that some of the theoretical
values fall outside the 95% confidence interval for the measurement data, particularly
in case of the self inductanceL11and self resistanceR11of the narrower signal line
(1pm). Some possible reasons for the small discrepancies include the uncertainty
in the process parameter data, systematic measurement errors, as well as conductor
skin, proximity and edge effects in the signal conductors.
Since the closed-form and quasi-analytic solutions neglect conductor skin
and proximity effects, the skin and proximity effects may be the main cause of the
deviation from the measurement. In particular, the proximity effect may be very
strong for the closely spaced conductors as can be seen in the next section.
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FIGURE 3.19. Frequency-dependent R and L parameters of asymmetric coupled
coplanar interconnects on a silicon substrate with widthw1= 1pm,w2= 10pm,
spacing s = 1pm, conductor thickness t = 0.7pm, and substrate conductivity
= 10, 000S/m; (a)[R(w)]and (b)[L(w)J.51
Characterization of Conductor Skin and Proximity Effects
It is important to understand what the conductor skin and proximity effects
are for on-chip interconnects. At low frequencies, the current in each interconnect
conductor is uniformly distributed over the cross section. At higher frequencies,
the current is concentrated on the conductor surface. This phenomenon of current
redistribution is known as the conductor skin effect. The effective depth that the
current penetrates into a conductor of semi-infinite dimension is called skin depth
and defined as [37]
1
vrfIAo
(3.51)
When the skin depth becomes smaller than the dimensions of the conductor
cross section, skin effect will become noticeable.
FIGURE 3.20.Simplified illustration of proximity effect.
Another effect, which is important even at lower frequencies, is called the
proximity effect.Figure 3.20 is a simplified illustration of the proximity effect in52
two closely spaced parallel conductors. The mutual coupling between the filaments
is stronger for the closest filaments.For currents flowing in the same direction,
the effective inductance of each filament is larger at the inner edges and smaller
at the outer edges. This results in a smaller impedance path and larger current
densities for currents on the outside edges.Combined with the conductor skin
effect, the current distribution is non-uniform and becomes denser along the edges
as frequency increases.
To further investigate if the proximity effect is significant in this conduc-
tor configuration as shown in 3.11(a), the asymmetric coupled line structurewas
simulated using a Partial Element Equivalent Circuit (PEEC)-like electromagnetic
(EM) solver [32] that has been modified for the coplanar geometry and includes the
substrate contacts. The EM solver performs the simultaneous subdivision of thecon-
ductor cross section as well as the conductive substrate to capture the non-uniform
current distributions in the conductors and substrate. In order to determine the
contribution of the conductor skin and proximity effects,an EM simulation without
subdivision of the conductors but with subdivision of the substrate is used here for
comparison.It should be pointed out that for both cases performed by the EM
solvers, the substrate is subdivided to capture the eddy-currents in the substrate.
A similar approach has also been used in [51].
The frequency-dependent[R], [L]line parameters of the asymmetric coupled
on-chip interconnects obtained from the EM solver are shown in Figures 3.21(a) and
(b), respectively, with and without the subdivision of the conductorcross sections.
First, for the case without conductor subdivision, the resultsare virtually identical
to the closed-form expressions as well as the quasi-analytical solutions.Hence,
this comparison further demonstrates the accuracy of the closed-form expressions
to accurately model the substrate eddy-current loss.Secondly, for the case with
conductor subdivision, the EM solution moves closer to the measurement results, in53
particular for the narrower conductor. This result indicates the significance of the
conductor proximity effect in this coupled interconnect structures.
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FIGURE 3.21.Frequency dependent R(w) and L(w) from modified PEEC-like
EM solver; (a) [R(w)] and (b) {L(w)}.
3.5.4.2. Normalized Current Distribution
To further investigate the proximity and skin effects, the normalized current
distributions in the signal conductors in metal 2 is shown in Figure 3.22.The
current in each conductor is normalized with respect to the DC current in the
1,im conductor. It can be seen that the current distributionsare non-uniform with
maximum current density located at the edges farthest apart,as predicted by the
proximity effect.I
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FIGURE 3.21. Normalized current distributions in the two signal conductors at
(a)f = 5 GHz and (b)f = 26.5 GHz.4. MODELING OF SHUNT ADMITTANCE
PARAMETERS
4.1. Introduction
c
In Chapter 3, the frequency-dependent series impedance parameters are ob-
tamed using the complex image method to take into account the effects of eddy-
currents in the substrate. In this chapter, the frequency-dependent shunt admittance
parameters are derived in terms of low- and high-frequency asymptotic static solu-
tions of the equivalent circuit model combined with the complex image method, and
results are compared with measurements for the cases of both heavily doped and
lightly doped silicon substrates.
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FIGURE 4.1.Coupled on-chip interconnects on a silicon substrate.
4.2. Equivalent Circuit Model for Shunt Admittance
Figure 4.2 shows the equivalent circuit topology for the shunt admittance
network of coplanar waveguide on-chip interconnects. This model is basedon the
physical structure and was proposed in [36].It consists of ideal lumped elements:
C0represents the oxide-layer capacitance between the signal line and the substrate,GroundCmSignal Cm Ground
Csi
Gsi Gs
Si I ico
56
FIGURE 4.2.Equivalent circuit for shunt admittance of coplanar waveguide
on-chip interconnects.
C90is the capacitance between a ground conductor and the bulk silicon substrate,
Cm is the capacitance between the signal conductor and a ground conductor at the
air-oxide interface, andis the substrate capacitance between the signal conduc-
tor and a ground conductor. The conductanceG,which is in parallel withC8,
is related to the relaxation time constant /a8.Note that both and G5to-
gether are used to describe the semiconducting property of the silicon substrate.
This equivalent circuit demonstrates the frequency-dependent behavior of the shunt
admittance and can be used to calculate each element by using its low- and high-
frequency asymptotic solutions.
4.3. Calculation of [C] and [G]
To determine the frequency-dependent shunt admittance of the line parame-
tersG(w)and C(w), the electric behavior of the substrate and the equivalent circuit
in the low and high frequency limits are considered.57
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FIGURE 4.3.Coupled on-chip interconnects on silicon substrate.
4.3.1.Low-frequency Asymptotic Solutions
In the low frequency limit, the displacement currents in the substrateare
negligible compared with the conduction currents, and thus the iossy substrate be-
haves like a conductor, as illustrated in Figure 4.3. The shunt capacitance network
consists only of the oxide self and mutual capacitancesCO3C90, and Cm, which
can be computed by closed-form expressions as given e.g. in [52].
4.3.2.High-frequency Asymptotic Solutions
At high frequencies and for high substrate conductivities, the electric field in
the substrate is further concentrated to a region closer to the interface of the oxide
and silicon. Hence, the effective substrate height is reduced. A similar approach has
been reported in [53]. Using the results from the complex image approach described
in Chapter 3, the effective silicon substrate height is given here by
hsi,eff = Re{(1j)ö/2coth[(1 +j)h3/5]}. (4.1)
The parameter extraction approach is illustrated in Figure 4.4. Thecapac-
itance parameterC8, canbe extracted from the static solutions by the method ofGround Cm Signal Cm Ground
-I I
Cgox Cox Cgox Si02
ciii
hsi,eff
Silicon
FIGURE 4.4.Coupled on-chip interconnects on silicon substrate.
conformal mapping and the superposition of partial capacitances as described below
[54].
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FIGURE 4.5. Derivation of partial silicon capacitance; (a) free space capacitance
and (b) partial silicon capacitance.
For a single CPW with a substrate of infinite thickness and finite width
ground lines in free space, as shown in Figure 4.5(a), the capacitance is given by
=4E0K(k')/K(k) (4.2)with
and
k
(w/d)2
(4.3) 1(w/b)2
k' v'lk2 (4.4)
whereK(k) isthe complete elliptical integral of first order with moduluskor com-
plementary modulusk'.The partial silicon capacitance may be calculated by
with
and
where
and
*4(rsi1)K(k')/K(k1) (4.5) -
k'\/__
1+q1+q2
(4.6) (1+ql)(1+q2
(4.7)
sinh[lra/(2hsj,eff)]sinh[lr(a + w + 2s)/(2h)]
(4.8) qi=
Siflh[ITS/(2hsi,eff)]Siflh[lr(W+ S)/(2hsi,e If)]
sinh2[irw/(4hsj,e11)]
q2 . . sznh[7rs/ (2h8 ,eii)]Siflh[i( w + s) /(2hsz,eii)]
Thus, the silicon substrate partial capacitance is a function of the effective height,
which is also a function of frequency. The capacitance C3can then be computed
from the superposition of Cand C. The corresponding conductances at each
frequency in the silicon substrate can be obtained from the relaxation time constant
c/o as (o8/c3)C8.With substrate contacts on the ground lines,C90is
short-circuited, and the overall shunt admittance of the single coplanar waveguide
interconnect is given by
1
Y(w) = G(w) + jwC(w) = + jW2Cm.(4.10)
1/(jwC0) + 1/(jw2(C8, + G8))rIc
4.4. Results
To demonstrate the validity of the proposed modeling approach for single
coplanar on-chip interconnects, two cases of single coupled interconnects with dif-
ferent substrate conductivitiesOj= 8, 000S/m and cr5= 15.5S/m are considered
here.The results obtained from the closed-form expressions for both with and
without usinghsj,eare shown in Figure 4.6 and compared with measurements.
As it can be seen the closed-form solutions for the frequency-dependent G(w) and
C(w) parameters of coplanar waveguide interconnects are in good agreement with
the measurement data for the two different substrate doping levels. Furthermore,
it can be noticed that for low substrate conductivity, i.e.a = 15.5S/m, capaci-
tance is reduced with increasing frequency because the penetration of the electric
field in the substrate is increased. On the contrary, for high substrate conductiv-
ity, i.e.a8, 000S/m, the conductive substrate acts as a ground plane for the
electric field. Hence, the capacitance remains nearly constant since the electric field
is concentrated in the oxide. On the other hand, line conductance G(w) increases
as frequency increases.In order to accurately model G(w), the effective silicon
substrate height given by (4.1) has to be used as seen in Figure 4.6(a).0.12
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FIGURE 4.6.Shunt admittance parameters for a coplanar waveguide intercon-
nect on silicon substrate withw1 = 2Opm, w2 = 10pm, s12=s23 = lOOpm,
= 500pm and t = 0.665pm; (a) p.u.1. conductance G(w) and (b) p.u.1. capaci-
tance C(w). The measurement data are from [9] for the low conductivitycase and
from [49] for the high conductivity case.62
5. CONCLUSIONS AND SUGGESTIONS FOR
FURTHER RESEARCH
5.1. Conclusions
This thesis has presented a fast and accurate modeling methodology for de-
veloping closed-form expressions for the R, L, G, and C line parameters of coplanar
on-chip interconnects on lossy silicon substrates. The general background and mo-
tivation were given in Chapter 1. The basic theory and previous studies of on-chip
interconnects were reviewed in Chapter 2. Two main loss mechanisms were also
discussed there - substrate loss and conductor loss. The substrate loss usually dom-
inates for heavily-doped CMOS substrates so that conductor loss can be ignored.
In Chapter 3, a complex image theory was employed for efficient modeling of
substrate eddy-current loss in on-chip coplanar interconnects and extended to multi-
layer silicon substrates, such as typical epi-CMOS processes. The effective complex
height was expressed in terms of the surface impedance boundary condition at the
oxide-semiconductor interface. With the effective complex height, and appropri-
ate static inductance formulations, the complex inductances were calculated, from
which the p.u.l.series impedance parameters were extracted. A method for de-
termining closed-form expressions for the shunt admittance was presented Chapter
4. Based on low- and high-frequency asymptotic static solutions of the equivalent
circuit model combined with an effective substrate height, closed-form expressions
for p.u.l. shunt admittance parameters were developed.
The closed-form expressions for the complete frequency-dependent line pa-
rameters of single coplanar interconnects were found to be in a good agreement
with measurement data. For the multilayer substrates, closed-form solutions were
also demonstrated to be in good agreement with full-wave solutions. It was shown63
that the closed-form solutions can accurately account for eddy-current loss in the
substrates. For coupled coplanar interconnects, excellent agreement with a quasi-
analytical solution as well as with the results of a customized EM solver with con-
ductor subdivision was demonstrated. The theoretical results were shown to be close
to measurement data but with some small discrepancies. The discrepancies may be
the result of conductor skin and proximity effects.
In this thesis, a comprehensive modeling methodology for obtaining closed-
form expressions for the frequency-dependent R, L, G, and C line parameters of
coplanar-type on-chip interconnects on lossy silicon substrates has been developed.
The methodology can be directly implemented into computer-aided design tools.
This should be useful for the design of silicon-based integrated circuits for RF and
mixed-signal applications.
5.2. Further Research
Further research lies mainly in three different directions. First, developing
closed-from expressions for conductor skin and proximity effect for multiple inter-
connects. Second, implementing the closed-form expressions for conductor skin and
proximity effects for on-chip spiral inductors. And third, developing fast closed-form
expressions for multi-conductor level on-chip interconnects.
Conductor loss includes dc loss as well as losses due to skin and proximity
effects.Over many years, these effects have been extensively studied by various
numerical and analytical solutions, e.g., [55], [56] and [57]. However, these available
solutions are not practical or applicable to general on-chip interconnects. On-chip
interconnects are usually formed by rectangular conductors for which an exact so-
lution of the integral equation for current density in analytical form is unknown.
Besides, most on-chip interconnect structures have finite conductor thicknesses on64
the order of the penetration depth or even smaller. Hence, it is important to develop
new closed-form expressions to capture conductor skin and proximity effects that
are suitable for on-chip interconnects. Proximity effect is the extension of conduc-
tor skin effect for multiple conductors. The initial derivations for the closed-form
expressions for conductor skin effect are outlined in Appendix A.
For on-chip spiral inductors, the skin and proximity effects may be significant
due to the closely spaced spiral segments. A common techniques for dealing with this
issue is to implement the Partial Element Equivalent Circuit (PEEC) method and
subdivide the conductor cross-sections into small filaments. However, this process is
usually time consuming. Once the complete closed-form expressions for conductor
loss for the on-chip interconnects are developed, they can be used in modeling spiral
inductors to replace the time-consuming subdivision.
For multi-conductor level on-chip interconnects, conducting strips may lie
in different levels in parallel or at crossing angles. The methodology presented in
this work may extend to some degree to the multilevel cases but is not as flexible.
Hence, it is suggested to develop a fast and robust methodology by using closed-form
expressions for modeling multi-conductor level on-chip interconnects.65
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APPENDICES71
APPENDIX A. Conductor Skin Effect
This appendix outlines a simple approach for obtaining closed-form expressions for
the frequency-dependent series impedance line parameters due to conductor skin
effect.
A.1. AC Resistance of Isolated Conductors
The increase of AC resistance in a conductor is caused by the skin effect.
In 1918, Dwight [58] introduced the principle of similitude - the ratio of AC to
DC resistances for an isolated rectangular strip conductor can be formulated as a
function of only two variables, namely, the ratio of conductor width to thickness,
w/t,and the normalized frequency P defined as
P =2faa = (Al)
where awtis the area of the rectangular cross section of width w and thickness
t.The resistance ratio is expressed as
Rd
(A2)
where P is the normalized frequency. The usefulness of Dwight's principle is because
of the property that variables f, a,jt,w andtcan be scaled; as long asw/tand
P remain constant, the ratioRac/Rdcwill remain constant [59].Applying this
principle to on-chip interconnect conductors, assuming equal cross-sectional area
for each conductor but different aspect ratios of width to thickness, the maximum
normalized frequency is usually less than 6. Several cases of different aspect ratios
are plotted in Figure A.l. As it can be seen, the skin effect is worst for the conductor
with a square cross section.0
2
1.9
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FIGURE A.1. AC resistance of isolated conductors with different cross-sectional
aspect ratios for typical aluminium interconnects.
A.2. Modification of Wheeler's Incremental Inductance Rule
Wheeler's incremental inductance rule [47] is an approximate method for
calculating the increase in resistance in a conductor due to the skin effect in terms
of the change in external inductance.
The incremental inductance rule is represented by the relative increment of
inductance that would be caused by removing a thickness, 8/2, from the face of
every conductor bounding wall as illustrated in Figure A.2. Wheeler's incremental
inductance rule can be expressed as
and
aL8
9n2
(A3)
Rae= = w
6
(A4)
j73
where aLext/anj denotes the derivative ofLenwith respect to the incremental reces-
sion of wall j, andn3denotes the vector normal to this wall. In [47], the characteristic
impedance was given which can be used to calculate the external inductance.
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FIGURE A.2.Surface recessions of conductors for calculating resistance and
inductance [47].
The advantage of this rule is that it is applicable to all shapes of conductors
for which the current flow is determined by the skin effect, and all thicknesses and
radii of curvature of the conductors are greater than the skin depthat least three
or four skin depths. However, for most on-chip interconnect applications used in RF
and mixed signal ICs, the thickness of the conductors is comparable to skin depth
or even smaller than the skin depth.
One way to overcome this issue is to use an effective surface impedance
in Wheeler's incremental inductance rule. As described in Chapter 3, the surface
impedance for the one-dimensional case is
=Z0coth ['yh1} (A5)74
of a conducting silicon layer without ground plane, whereZ0 ='y/a. A method
formulated based on the incremental inductance rule is described in [61]. The con-
ductor impedance per unit length can be expressed as
aF
(A6)
where Z is the contribution to Z of the wider side of the strip, Z, is of the lateral
side of the strip, andZ9is of the ground plane. These contributions are defined as
and
aF
(A7)
=_2!Z0, (A8)
aF
(A9)
This incremental inductance rule can be formulated in terms of effective
surface impedance as follows. For a thin strip, Ze11 is defined as [61]
Zeii = Zf + Ztft+Z9f9= +Z9f9 (AlO)
whereZstrjp = ZL,fL, + Ztft.The coefficientsf, fandfcan be obtained from
(A5)-(A1O). Here,fis modified to optimize the results; hence the three coefficients
are
and
1W = coth(y), (All)
f = coth('y), (Al2)
19 = coth'y). (A13)75
A.3. Application to Single On-Chip Interconnects
Several example conductors have been modeled using the proposed method-
ology and results have been compared with an EM solver. In order to model the
isolated conductor, substrate height h >> w as illustrated in Figure A.2, is used.
Figure A.3 shows Rac/Rdcvs.normalized frequency, P. In general, P is
small for on-chip interconnects, and Dwight's similitude principle can be applied to
simplify the problem.
Figure A.4 and Figure A.5 show the results of p.u.l.resistance and p.u.l.
inductance for four different aspect ratios of cross sections of the conductors. The
agreement with the EM solver is found to be good over the broadband frequency
range.76
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